Heterogeneous acceleration card for post-quantum cryptography

  • Develop the following features to achieve high performance.
  • Develop a processing element with Montgomery reduction for NTT, further pipeline the dataflow for high frequency.
  • Parallel 512 processing elements and develop a high bandwidth storage structure.
  • High-speed data transmission interface through a PCIe Gen3 interface.